Implementation of area optimization precoder in a 40 Gb/s PolDM-DQPSK system

在线阅读 下载PDF 导出详情
摘要 Inthispaper,anewmodelbasedonanimprovedBrentKung(BK)parallelprefixnetwork(PPN)algorithmisproposedandrealizedinthefieldprogrammablegatearray(FPGA).Thismodelisemployedintheimplementationof20Gb/sdifferentialquadraturephase-shiftkeying(DQPSK)precoderin40Gb/spolarizationdivisionmultiplex(PolDM)DQPSKsystem.Inthecomputationprocess,thecomputationcomplexity(area)optimizationwithfan-outlimitedisachieved.Intheimplementation,770FPGAsliceregistersareutilized,whichsaveabout60%logicresourcescomparedwiththepreviousKoggeStone(KS)algorithm.
机构地区 不详
出版日期 2010年06月16日(中国期刊网平台首次上网日期,不代表论文的发表时间)
  • 相关文献