Implementation of area optimization precoder in a 40 Gb/s PolDM-DQPSK system

(整期优先)网络出版时间:2010-06-16
/ 1
Inthispaper,anewmodelbasedonanimprovedBrentKung(BK)parallelprefixnetwork(PPN)algorithmisproposedandrealizedinthefieldprogrammablegatearray(FPGA).Thismodelisemployedintheimplementationof20Gb/sdifferentialquadraturephase-shiftkeying(DQPSK)precoderin40Gb/spolarizationpisionmultiplex(PolDM)DQPSKsystem.Inthecomputationprocess,thecomputationcomplexity(area)optimizationwithfan-outlimitedisachieved.Intheimplementation,770FPGAsliceregistersareutilized,whichsaveabout60%logicresourcescomparedwiththepreviousKoggeStone(KS)algorithm.